请问各位:画PCB板时,在我运行DRC检测时出现了许多错误,我该怎么改正啊,而且也看不懂是什么意思、
来源:学生作业帮 编辑:神马作文网作业帮 分类:综合作业 时间:2024/09/22 07:31:47
请问各位:画PCB板时,在我运行DRC检测时出现了许多错误,我该怎么改正啊,而且也看不懂是什么意思、
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Violation between Track (-28.76434mm,-23.0679mm)(-28.76434mm,-18.88374mm) TopLayer and
Pad LED9-K(-28.76434mm,-23.0679mm) TopLayer
Violation between Track (-18.88606mm,-29.7133mm)(-11.97268mm,-36.62667mm) TopLayer and
Pad LED9-A(-18.88606mm,-29.7133mm) TopLayer
Violation between Track (15.55791mm,-31.39453mm)(15.55791mm,-22.55523mm) TopLayer and
Pad LED8-A(15.55791mm,-31.39453mm) TopLayer
Violation between Track (-11.97268mm,-36.62667mm)(4.86369mm,-36.62667mm) TopLayer and
Pad LED8-K(4.86369mm,-36.62667mm) TopLayer
Violation between Track (34.798mm,-2.0574mm)(35.7886mm,-1.0668mm) TopLayer and
Pad LED7-A(35.00277mm,-2.16383mm) TopLayer
Violation between Track (35.7886mm,-1.0668mm)(35.7886mm,16.27943mm) TopLayer and
Pad LED7-A(35.00277mm,-2.16383mm) TopLayer
Violation between Track (23.22309mm,-14.04137mm)(34.18683mm,-14.04137mm) TopLayer and
········
这是些什么意思啊?我该怎么改正呢?请大家帮忙看哈
Processing Rule : Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Violation between Track (-28.76434mm,-23.0679mm)(-28.76434mm,-18.88374mm) TopLayer and
Pad LED9-K(-28.76434mm,-23.0679mm) TopLayer
Violation between Track (-18.88606mm,-29.7133mm)(-11.97268mm,-36.62667mm) TopLayer and
Pad LED9-A(-18.88606mm,-29.7133mm) TopLayer
Violation between Track (15.55791mm,-31.39453mm)(15.55791mm,-22.55523mm) TopLayer and
Pad LED8-A(15.55791mm,-31.39453mm) TopLayer
Violation between Track (-11.97268mm,-36.62667mm)(4.86369mm,-36.62667mm) TopLayer and
Pad LED8-K(4.86369mm,-36.62667mm) TopLayer
Violation between Track (34.798mm,-2.0574mm)(35.7886mm,-1.0668mm) TopLayer and
Pad LED7-A(35.00277mm,-2.16383mm) TopLayer
Violation between Track (35.7886mm,-1.0668mm)(35.7886mm,16.27943mm) TopLayer and
Pad LED7-A(35.00277mm,-2.16383mm) TopLayer
Violation between Track (23.22309mm,-14.04137mm)(34.18683mm,-14.04137mm) TopLayer and
········
这是些什么意思啊?我该怎么改正呢?请大家帮忙看哈
画PCB检查时,报出的故障看关键词,这个故障就是提出哪些网络号上出现短路的Short-Circuit Constraint :
举个例子:
Violation between Track (-28.76434mm,-23.0679mm)(-28.76434mm,-18.88374mm) TopLayer and
Pad LED9-K(-28.76434mm,-23.0679mm) TopLayer
表示:走线顶层,其中LED9-K这个焊盘上有线是个这个焊盘短接的,这个肯能是你画线时网络线的标号没有生成,或者这个线没有网络号
再问: 请问我可以加你qq吗?我还有好多问题想请教呢····
再答: 你可以加到我们PCBshow团队里来,这里有很多高手
再问: 我怎么加进来,有号吗?
举个例子:
Violation between Track (-28.76434mm,-23.0679mm)(-28.76434mm,-18.88374mm) TopLayer and
Pad LED9-K(-28.76434mm,-23.0679mm) TopLayer
表示:走线顶层,其中LED9-K这个焊盘上有线是个这个焊盘短接的,这个肯能是你画线时网络线的标号没有生成,或者这个线没有网络号
再问: 请问我可以加你qq吗?我还有好多问题想请教呢····
再答: 你可以加到我们PCBshow团队里来,这里有很多高手
再问: 我怎么加进来,有号吗?
请问各位:画PCB板时,在我运行DRC检测时出现了许多错误,我该怎么改正啊,而且也看不懂是什么意思、
layout画PCB板时DRC检查出现间隙不足(insifficient clearance on)怎么改正
我背了英语单词可老是记不住,而且做阅读也看不懂,我该怎么办啊.
请问ansys出现以下错误是什么意思,该怎么解决
请问用焊锡炉如何焊接pcb板上的插件的?我买了一个焊锡炉,也买了焊条,焊接的焊点很不光亮,而且焊锡老是粘PCB板子,焊接
我改正了错误,接受了批评.错在哪里?
Altium Designer Summer 09 Online DRC 在哪里设定?我想直接画PCB图?
我在安装CF时出现错误,提示NSIS Error是什么意思,安装不了,无奈啊,
我在powerDesigner建好概念模型后,接着转为 物理模型的时候出现错误提示,请问是哪出错了,怎么改啊
UG中实体运行布尔求差运算时总是出现“刀具与目标没有完整相交”错误.请问该怎么解决?
运行程序出现了错误
我改正了错误,接受了批评.